Study of Verification Techniques for Digital Architectures

This thesis is concerned with studying advanced techniques and methodologies for the verification of digital systems, and the main objective is to apply the Universal Verification Methodology (UVM), now considered to be the standard approach to this matter.