Signal Integrity modeling for high-speed DDRx Using Chip- Package Board analysis

Investigate the system bottleneck for the current design of a DDR3 memory module, reducing Crosstalk Noise, Reflection Noise, Power/Ground Noise and electromagnetic interference of SI and board design, layout for sigxplorer.