Microprocessor Architecture: The Cache Hierarchy

This chapter focuses principally on the cache hierarchy, the goal of the design of a cache hierarchy is to keep a latency of one or two cycles for L1 caches and to hide as much as possible the latencies of higher cache levels and of main memory.