Method and apparatus for accessing a physical memory of a CPU or a processor element having a high performance

Microprocessor, with a decode logic to decode a first and a second instruction, the first instruction is to include a reference to a linear address and the second instruction will contain a references to a first physical address.