UPDF AI

Low-Temperature Area-Selective Metal Passivation Bonding Platform for Heterogeneous Integration

Mu-Ping Hsu,Wen-Tsu Tsai,4 Authors,Kuan-Neng Chen

2024 · DOI: 10.1109/LED.2024.3401222
IEEE Electron Device Letters · 9 Citations

Abstract

This study explores a novel area-selective passivation bonding technology utilizing gold, a crucial facilitator for heterogeneous integration, which fulfills the urgent demand for high-performance computing (HPC). This mask-free patterning bonding technology allows for chip bonding at ambient temperatures under 120 °C within a short timeframe, successfully mitigating copper oxidation and post-chemical mechanical polishing (CMP) dishing issues without additional high-cost lithography. The technology, with its area-selective features, proves versatile for a variety of bonding structures, such as copper pillars, interconnect Cu-Cu, and Cu/SiO2 bonding, circumventing lithography issues and streamlining the traditional metal passivation bonding process. Our investigation confirms the superior quality and robustness of these area-selective films, together with the robust electrical performance of both interconnect Cu-Cu and Cu/SiO2 hybrid bonding devices.