Hot topic session : How to solve the current memory access and data transfer bottlenecks : at the processor architecture or at the compiler level ?

This session discusses Explicitly parallel architectures for memory performance enhancement, and shows that decisions made at this stage will be influenced by the appropriatearchitectural issues of the embeddedmemoriesarecorrectlyincorporated.