HiDISC: A Decoupled Architecture for the Future

An architecture that distributes processors throughout the memory hierarchy provides simple instruction-level parallelism, and per-forms well with small cache block sizes, allowing a reduction in global synchronization and support hardware and increased memory latency tolerance.