UPDF AI

Hardware techniques to improve the performance of the processor/memory interface

D. Burger,J. Goodman

1998
26 Citations

TLDR

Hardware techniques to mitigate bandwidth-related performance losses are explored and a hybrid called the Indir ct Cache—which manages an on-chip cache much like a physical memory, with its own page table and translation buffer—is evaluated.