Design Verification of Integrated Circuit

Functional Verification is the basic of design verification, which is used to validate whether the implementation accord with the specification, and a coverage-driven approach is imported in the end.