Analysis and Design Optimization of Interconnects for High-Speed LVDS Applications

An improved model and new equations to reduce impedance mismatch and signal degradation in cascaded interconnects using optimization of interconnect design parameters such as trace width, trace height and trace space in differential printed circuit board (FPCB) transmission lines are presented.