An examination of the fundamental configuration of the microprocessor for virtual memory systems

This microprocessor has a pipeline configuration that is separated into register-to-register operations and load/store operations; this enables high performance to be achieved, together with the provision of high-speed on-chip resources such as stack cache and data cache.