A VLSI Chip Set for a Mutiprocessor Workstation

This two-part paper describes two key components used in building a 40-70 MIPS multiprocessor workstation: the memory management unit and cache controller (MMU/CC) chip and VLSI implementation of the central processing unit (CPU) chip, based on reduced instruction set computer (RISC) architecture and with support for LISP.