A graph placement methodology for fast chip design

A deep reinforcement learning approach to chip floorplanning that automatically generates chip floorplans that are superior or comparable to those produced by humans in all key metrics, including power consumption, performance and chip area.