Pinout Optimization for 10 Gbps+ Serial Link Routing

This paper describes a methodology of extracting 4 differential signal pairs in the board file from BGA ball to its PCB via transitions through BGA pin field into 3D field solver, simulated to determine near-end and far-end crosstalk noise levels.