Functional verification of I2C core using SystemVerilog

This work has compared the SystemVerilog and UVM verification environments and found the assertion coverage found is 100% from both approaches and functional coverage is found as 99.21% and 96.42% from SV environment and U VM environment  respectively.