FPGA AND ASIC IMPLEMENTATION OF RHO AND P-1 METHODS OF FACTORING

This thesis implemented the remaining methods of factoring and developed a unified architecture combining rho and p-1, and these two methods and the integrated unit all are implemented in two technologies, FPGA and ASIC.